

A CASCADED MULTILEVEL INVERTER BASED ON SWITCHED CAPACITOR

S.DEEPA M.E(Student),
Dept of EEE,
Sri venkateswara college of engineering,
E-mail ID:deepashanmugam01@gmail.com

Dr.Sudhakar.k.bharatan
Associate professor, Dept of EEE,
Sri venkateswara college of engineering
E-mail ID:sudhakar@svce.ac.in

Abstract---The objective of the project is to propose inverter topology for multilevel voltage output. This topology is designed based on switched capacitor technique and the number of output level is determined by the number of switched capacitor cells. DC voltage source is used and the problem of capacitor voltage balancing is avoided. The operation and switching sequences are simple when compared to other multilevel inverter topology. The simulation results are validated using MATLAB / SIMULINK. Multilevel inverter outputs were achieved for multiple DC voltage inputs. The output is achieved with Cascaded multilevel inverter based on switched capacitor achieved 9- and 13-levels of voltage output, with a low THD values of 16.11% and 14.41%.

Keywords: Cascaded H-Bridge, switched capacitor (SC), symmetrical phase shift modulation (PSM), Matlab, and closed loop control.

I INTRODUCTION

The demand for high-voltage high-power inverters is increasing, and it is impossible to connect a power semiconductor switch to a high-voltage network directly. Therefore, multilevel inverters had been introduced and are being developed now. With an increasing number of dc voltage sources in the input side, a sinusoidal like waveform can be generate as the output. As a result, the total harmonic distortion (THD) decreases, and the output waveform quality increases, which are the two main advantages of multilevel inverters is presented in [10]. In addition, lower switching losses, lower voltage stress of dv/dt on switches, and better electromagnetic

interference are the other most important advantages of multilevel inverters. These kinds of inverters are generally divided into three main categories, i.e., neutral-point-clamped multilevel inverters, flying capacitor multilevel inverters, and cascaded multilevel inverters. There is no diode clamped or flying capacitors in cascaded multilevel inverters is presented in [5]. Moreover, these inverters consist of modularity, simplicity of control, and reliability, and they require the lowest number of power semiconductor devices to generate a particular level. Multilevel inverter technology has emerged recently as a very important alternative in the area of medium voltage energy control. Multilevel inverters include an array of power semiconductors and DC voltage sources is presented in [8], the output of which generate voltages with stepped waveform Comparison with a two-level Voltage-Source Inverter (VSI), the multilevel VSI enables to synthesize output voltages with reduced harmonic distortion and lower electromagnetic interference. By increasing the number of levels in the multilevel inverters, the output voltages have more steps in generating a staircase waveform, which has a reduced harmonic distortion is presented in [6]. However, a larger number of levels increase the number of devices that must be controlled and the control complexity. Now a days there exists three topologies of multilevel inverters. They are Diode clamped, Flying capacitor, Cascaded H-Bridge structure. Moreover, number of capacitors is increased by number of voltage levels. Advantage of multilevel inverter is Soft switching techniques can be used to reduce switching losses and device stresses. Applications of Multilevel inverters have been industrially employed in several applications such as Pump, Fans, Compressors, Photovoltaic power conversion system.

II. PROPOSED WORK

CIRCUIT EXPLANATION

The proposed circuit is consist of the Switch capacitor frontend and cascaded H-Bridge backend. If the numbers of voltage levels obtained by SC frontend and cascaded H-Bridge backend are N_1 and N_2 , respectively. Fig.1 represents the circuit topology of nine-level inverter ($N_1 = 2$, $N_2 = 2$), where S_1 , S_2 , S_{11} , S_{12} as the switching devices of SC circuits (SC1 and SC2) are used to convert the series or parallel connection of C_1 and C_2 . S_{1a} , S_{1b} , S_{1c} , S_{1d} , S_{2a} , S_{2b} , S_{2c} , S_{2d} are the switching devices of cascaded H-Bridge. V_{dc1} and V_{dc2} are input voltage. D_1 and D_2 are diodes to restrict the current direction. i_{out} and v_o are the output current and the output voltage, respectively.






Fig.1. Circuit topology of cascaded nine-level inverter ($N_1 = 2$, $N_2 = 2$).

III. MODES OF OPERATION FOR NINE-LEVEL OUTPUT




When t satisfies $t_0 \leq t < t_1$ in Fig.(a), the switches S_{1a} , S_{1b} , S_{2a} , S_{2b} are driven by the gate-source voltage, respectively. H-Bridges 1 and 2 are in freewheeling state, and output voltage equals 0. Because S_{11} and S_{22} are on, the capacitors C_1 and C_2 are charged to V_{in} ($V_{dc1} = V_{dc2} = V_{in}$).



(b)



When t satisfies $t_2 \leq t < t_3$ in Fig.(b), the switches S_{1a} , S_{1c} , S_{2a} , S_{2c} are driven by the gate-source voltage, respectively. H-Bridges 1 and 2 are in positive conducting state. Output voltage equals $2V_{in}$. Because S_{11} and S_{22} are on, the capacitors C_1 and C_2 keep charged to V_{in} ($V_{dc1} = V_{dc2} = V_{in}$). The voltages on Bus 1 and Bus 2 are V_{in} as well.



(c)

When t satisfies $t_3 \leq t < t_4$ in Fig. (c), the switches S_{1a} , S_{1c} , S_{2a} , S_{2c} are driven by the gate-source voltage, respectively. H-Bridges 1 and 2 are in positive conducting state. Output voltage equals $3V_{in}$. Because S_{11} and S_{22} are on, the capacitor C_1 keeps charged to V_{in} ($V_{dc1} = V_{dc2} = V_{in}$), and the capacitor C_2 is discharged. The voltages on Bus 1 and Bus 2 are V_{in} and $2V_{in}$, respectively.

When t satisfies $t_4 \leq t < t_5$ in Fig.(d), the switches S_{1a} , S_{1c} , S_{2a} , S_{2c} are driven by the gate-source voltage, respectively. H-Bridges 1 and 2 are in positive conducting state. Output voltage equals $4V_{in}$. Because S_{11} and S_{22} are on, the capacitor C_1 and C_2 are discharged. The voltages on Bus 1 and Bus 2 both are $2V_{in}$.



The operations in $t5 \leq t < t6$, $t6 \leq t < t7$, and $t7 \leq t < t8$, are the same as the operations in $t3 \leq t < t4$, $t2 \leq t < t3$, and $t1 \leq t < t2$, respectively.




IV. TABULATION

On-state switches	Output voltage	Capacitor State
$S_{1a}, S_{1c}, S_{2a}, S_{2c}, S_{1b}, S_{2b}$	$4V_{in}$	C_1, C_2 Discharging
$S_{1a}, S_{1c}, S_{2a}, S_{2c}, S_{1b}, S_{2d}$	$3V_{in}$	C_2 Discharging
$S_{1a}, S_{1c}, S_{2a}, S_{2c}, S_{1b}, S_{2b}$	$2V_{in}$	C_1, C_2 Charging
$S_{1a}, S_{1b}, S_{2a}, S_{2c}, S_{1b}, S_{2d}$	V_{in}	C_1, C_2 Charging
$S_{1a}, S_{1b}, S_{2a}, S_{2b}, S_{1b}, S_{2d}$ or $S_{1c}, S_{1d}, S_{2c}, S_{2d}, S_{1b}, S_{2d}$	0	C_1, C_2 Charging
$S_{1c}, S_{1d}, S_{2b}, S_{2d}, S_{1b}, S_{2d}$	$-V_{in}$	C_1, C_2 Charging
$S_{1b}, S_{1d}, S_{2b}, S_{2d}, S_{1b}, S_{2d}$	$-2V_{in}$	C_1, C_2 Charging
$S_{1b}, S_{1d}, S_{2b}, S_{2d}, S_{1b}, S_{2d}$	$-3V_{in}$	C_2 Discharging
$S_{1b}, S_{1d}, S_{2b}, S_{2d}, S_{1b}, S_{2d}$	$-4V_{in}$	C_1, C_2 Discharging

Table – a. Switching sequences

V. PARAMETERS

SI.NO	PARAMETERS	9-LEVEL	13-LEVEL
1	SC	4	6
2	Diodes	2	3
3	Capacitor	2	3
4	H-Bridge	2	3
5	DC-source	2	3
6	Input voltage	200	300
7	Output voltage	100	600
8	THD	16.11	14.41



VI. SIMULATION RESULTS

A. Simulation circuit for nine level inverter




Fig.2.Simulink diagram for nine level inverter

Figure 2 shows the total harmonic distortion of above nine level inverter figure 2 at fundamental frequency 50Hz and observed total harmonic distortion is 16.11%. It is to be noted that, Junfeng Liu et al. (2014) reported a THD value of 19.1% for the same nine-level inverter topology.

B. Nine level output inverter voltage waveform




Fig.3.Nine level output inverter voltage waveform

C. Total harmonic distortion




Fig.4.Total harmonic distortion

D. Simulation circuit for thirteen level inverter




Fig.5.Simulink for thirteen level inverter

E. Thirteen level output inverter voltage waveform




Fig.6.Thirteen level output inverter voltage waveform

F. Total harmonic distortion




Fig.7.Total harmonic distortion

CONCLUSION

A multilevel inverter with switched capacitor topology has been simulated to obtain 9- and 13-level inverter output with multiple DC input voltages. The proposed topology uses multiple DC voltage source and the problem of capacitor voltage balancing is avoided. The proposed topology uses a PWM coding

techniques as compared to the reported similar topology (Liu et al. 2014), and are able to reduce the THD value in the 9-level multilevel inverter output to 16.11% from 19.11% reported in the literature. This structure is simple and easily can be extended to higher levels. Cascaded multilevel based on switched capacitor achieved 9- and 13-levels of voltage output, with a low THD values of 16.11% and 14.41%, respectively.

REFERENCES

- [1] Adrian Ioinovici, "switched capacitor power electronics circuits". CAS technical committee on power system and power electronics circuits (PSPEC).
- [2] Divya Subramanian, Rebiya Rasheed. "nine level cascaded h-bridge multilevel inverter". International journal of engineering and innovative technology (IJEIT), vol.3, issue 3, September 2013.
- [3] Ganan Prakesh M, Balamurugan M, Umashankars, "a new multilevel inverter with reduced number of switches" International journal of power electronics and drive system (IJPEDS) vol.5, no.1, July 2014, pp.63-70.
- [4] Gobinath.K, Mahendran.S, Ganambal.I, "new cascaded h-bridge multilevel inverter with improved efficiency". International journal of advanced research in electrical and instrumentation engineering, vol.2, issue 4, April 2013.
- [4] Hiroumi Akagi, fellow, IEEE. "classification terminology, and application of the modular multilevel cascaded converter (MMCC)". IEEE transaction of power electronics, vol.26, no.11, November 2011.
- [5] Jagadish kumar, Biswarup Das, and pramod Agarwal, "harmonic reduction technique for a cascaded multilevel inverter" International journal of recent trends in engineering, vol 1, no.3, May 2009.
- [6] Junfeng Liu, K.W.E.Cheng, senior member, IEEE, and Yuanmao ye, "a cascaded multilevel inverter based on switched-capacitor for high-frequency ac power distribution system". Senior member, IEEE transactions on power electronics vol.29, no.8, August 2014.
- [7] Youghai Hiango, student member, IEEE, and Hiraotaka Koizumi, member, "a single phase multilevel inverter using switched series/parallel dc voltage sources". IEEE transactions on industrial electronics, vol.57, no.8, August 2010.