Design and implementation of reversible carry look ahead adder and array multiplier

Kamal kumar Agarwal, Ms. Pooja Choudhary, Hitesh kumar Jangid, Abhishek kasera Department of Electronics & Communication Swami Keshvanand Institute of Technology Management & Gramothan, Jaipur *Email- kamalagarwal0096@gmail.com*

and the second sec

Abstract— Reversible logic is a leading area in the quantum computing study. Less number of garbage outputs, decreased quantum cost and reduced power dissipation are the motives for reversible logic. Proper utilization of logical reversibility can have good results only after employing physical reversibility. For the optimization of quantum cost, gate count and power dissipation we have used properties of Peres gate, MHNG gate, TKS gate for both carry look ahead adder and array multiplier. The implemented logic designs are simulated using Xilinx 14.2 and RTL compiler is used to synthesize a proposed design.

Keywords- Reversible logic, Reversible gates, Quantum cost

I. INTRODUCTION

R. Launder stated that a conventional irreversible circuit has some energy loss resulting in information loss. In 1973, Bennett presented a theory stating that loss of information can be reduced by using the reversible circuit components. Reversible logic has its origin in the concepts of Quantum Computing. The conventional circuit dissipates KTlog2 Joules of energy for every bit to last, irrespective of the design configuration used. The design which results in no information loss is said to be reversible. In a system using reversible configuration, the system has no information loss and it dissipates a very small amount of energy KT Ln (1) which is zero. These are the generalized form of conventional logic gates. It has n number of inputs and n number of outputs, there exist a one to one mapping. It allows the recreation of the input vector from outputs and we can determine the inputs from the generated outputs [1-3].

There are two reversible cases possible:-

1. A device is called reversible if its input and output can be uniquely retrieved from each other and is called logical reversibility.

2. A device that can run in the backward direction is called physically reversible.

Feedback paths are not allowed, i.e. circuit is acyclic. For the design of an ideal reversible circuit, the number of constant inputs, garbage outputs, and the reversible gate should be kept the minimum [4-6].



Fig.1 General Reversible Gate

II. REVERSIBLE GATES

The reversible gate is of many types, but here for the purpose we are using TKS gate, Peres gate, and MHNG gate. Working on TKS gate, Peres gate and MHNG gate are stated below [7].

A. TKS GATE

TKS gate is a 3x3 type gate having 3 inputs (A, B, C) and 3 outputs (P, Q, R). It can be used to implement any Boolean expression because two of its outputs (P & R) can work as 2:1 multiplexer.



Fig.2.1 TKS Gate

B. Modified HNG Gate:

The modified HNG gate is a 4x4 logic gate having 4 inputs (A, B, C, D) and 4 outputs(P, Q, R, S). The MHNG gate provides functionality that it can be used as a single unit of a full adder and a half adder. For full adder input configuration will be A, B, C_{in} , 0 and output configuration will be A, 0, Sum, C_{out} . And for half adder inputs configuration will be 0, B, C_{in} , 0 and output configuration will be 0, Sum, C_{out} [8].



Fig.2.2 Modified HNG Gate

C. Peres Gate

Peres gate is a 3x3 type gate. It has 3 inputs (A, B, C) and 3 outputs (P, Q, R) as shown in fig.2.3. For designing of both carry look ahead adder and array multiplier Peres gate is most suitable because it has low quantum cost of 4.



Fig.2.3 Peres Gate

III. CARRY LOOK AHEAD ADDER

The addition is the most used binary operation because each arithmetic operation is performed by successive addition. A conventional binary adder is not speed efficient because when adding two numbers its speed is directly proportional to carry generated during operation. Speed/Time delay reduction in a physical circuit is limited to their capacity. The Carry Lookahead adder is one of the several methods to reduce delays caused due to carry.

In Carry look ahead adder faster technique is used to calculate future carry in advance. And we can make this Carry look ahead adder, even more, energy efficient by using reversible configuration. For designing above mentioned reversible Carry look ahead adder unit we have used properties of Peres gate and TKS gate [9-11]. First, we have designed a block to calculate carry in advance which is comprised of the Peres gate as shown in fig.3.1.



Fig.3.1 Circuit for generation of carry Signals

Thus, from the above circuit by using Peres gate we have calculated C_1 , C_2 , C_3 C_4 (C_{out}). Now we will calculate the sum for two 4-bit numbers using TKS gate. For the result of the sum we need to implicate an expression of $A_i \bigoplus B_i \bigoplus C_i$ which we can be implemented by the TKS gate as we know the second output of TKS gate gives the same expression which we need for Sum of Carry look ahead adder. Circuit design for Sum is shown in fig 3.2.



Fig.3.2 Circuit for determining Sum output

IV. REVERSIBLE ARRAY MULTIPLIER

Digital multiplication is the most extensively used operations. Digital signal processing is the most prominent area where multiplication is used.

We have designed array multiplier using reversible gates to increase performance. In this reversible array multiplier number, constant inputs and garbage outputs are less which is essential for efficient quantum calculations [12-14]. For determining partial product we have used an array of Peres gate as shown in fig.4.1 and for the addition of partial product, we need full adders and half adders to be implemented in reversible fashion. To implement full adder and half adders we can use MHNG gate in different configurations.



Fig.4.1 Generation of Partial Products using Peres Gate

For the purpose of final product, we have used MHNG gate to design full adder but to design half adders we have used Peres gate to reduce the complexity of the circuit [15-16]. Along with the reduction in complexity, we have used garbage output (zero) produced by MHNG gate as input for the next gate.



V. SIMULATION RESULTS

Above derived reversible Carry Look Ahead Adder and reversible array multipliers are simulated using Xilinx 14.2 Simulation results shown in below for both.

A. Carry look ahead adder

Simulation report data for utilization is as shown below

Number of Slices:	4 out of	960	0%
Number of 4 input LUTs:	8 out of	1920	0%
Number of IOs:	18		
Number of bonded IOBs:	18 out of	66	27%

Name	Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps
▶ 🍟 a[3:0]	1011			1011		
▶ 👫 b[3:0]	1111			1111		
1 c0	٥					
▶ 🎼 s[4:0]	11010			11010		
▶ 🔛 c[4:1]	1111			1111		
🕨 🎽 g[1:20]	10010101010		100	0101010111111011		
🕨 👹 i[1:8]	01011001			01011001		

Fag.5.1 Simulation results for carry look ahead adder

B. Array Multiplier

Simulation report data for utilization is as shown below

Number of Slices:	18 out of 4656 ()%
Number of 4 input LUTs:	32 out of 9312 ()%
Number of IOs:	16	
Number of bonded IOBs:	16 out of 232 6	5%





VI. CONCLUSION

In this paper, we have designed an 8-bit reversible carry look ahead adder and array multiplier using Peres gate, TKS gate, MHNG gate which results in a decrease in the number of constant inputs and garbage outputs. An area used by reversible circuits is less than conventional circuit due to which cost decreases. In terms of efficiency, the reversible circuit is more efficient and speed of operation is also better than conventional circuits. Along with the less garbage output, the constant input reversible circuit is helpful in the efficient quantum calculation.

ACKNOWLEDGMENT

This work has been done in Project lab, Electronics & communication Department. The authors would like to thank Director (Academics) and the Management of SKIT, Jaipur for permission to carry out this work.

REFERENCES

- Implementation of a Carry Look-Ahead Adder circuit using Reversible Logic (International Journal of Scientific & Engineering Research, Volume 6, Issue 10, October-2015 887 ISSN 2229-5518).
- [2] An Optimized Circuit of 8:1 Multiplexer Circuit using Reversible Logic Gates (International Journal of Computer Applications (0975 – 8887) International Conference on Communication, Computing and Information Technology (ICCCMIT-2014)).

- [3] Design of a High Performance Reversible Multiplier (IJCSI International Journal of Computer Science Issues, Vol. 8, Issue 6, No 1, November 2011 ISSN (Online): 1694-0814).
- [4] VHDL Implementation of Multiplier using Reversible Logic (International Journal of Engineering Research & Technology (IJERT) ISSN: 2278-0181 Vol. 3 Issue 6, June – 2014.
- [5] R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183-191, 1961.
- [6] Prashanth.N.G, Savitha.A.P, M.B.Anandaraju, Nuthan.A.C Design and Synthesis of Fault Tolerant Full Adder/Subtractor Using Reversible Logic Gates (IJERA) Vol. 3, Issue 4, Jul-Aug 2013.
- [7] Adders Md. Saiful Islam, Muhammad Mahbubur Rahman, Zerina begum, and Mohd. Zulfiquar Hafiz. Efficient Approaches for Designing Fault Tolerant Reversible Carry Look-Ahead and Carry-Skip.
- [8] Ko-ChiKuon, Chi-WenChou Low power and high speed multiplier design with row by passing and parallel architecture, Microelectronics Journal41 (2010).
- [9] Yvav van Rentergem and Alexis De Vos Optimal Design of A Reversible Full Adder. 17 December 2004.
- [10] Manjeet Singh Sankhwar, Rajesh Khatri Int Design of High Speed Low Power Reversible Logic Adder Using HNG Gate. Journal of Engineering Research and Applications Vol. 4, Issue 1 January 2014.
- [11] Md.Belayet Alli,Md.samlur Rahman,Thmina Parvin ,optimized design of carry skip BCD adder using new FHNG Reversible logic gates (IJCS) July 2012.
- [12] P. Moallema, M. Ehsanpour ,A Novel Design of Reversible Multiplier Circuit June 2013.
- [13] Himanshu Thapliyal and M.B Srinivas, Novel Reversible Multiplier Architecture Using Reversible TSG Gate.
- [14] Himanshu Thapliyal, Saurabh Kotiyal and M.B Srinivas, Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format.
- [15] Parisa Safari , Majid Haghparast , Asgar Azari, A Design of Fault Tolerant Reversible Arithmetic Logic Unit, Life Science Journal 2012
- [16] J.W. Bruce, M.A. Thornton, L. Shivakumaraiah, P.S. Kokate, and X. Li. Efficient Adder Circuits Based on a Conservative Reversible Logic Gate.